Abstroel-Globally, WLANs operating in the SGHz hand have been standardized by the IEEE (North America), ETSI (Europe) and ARIB (Japan). A harmonized physical layer is specified offering up to 54 MbiWs using rate adaptive Coded Orthogonal Frequency Division Multiplexing (COFDM). Multiple Input Multiple Output (MIMO) antenna architectures coupled with Soft Input Soft Output (SISO) iterative decoding algorithms represent a revolutionary approach to the design of WLANs. At present, these techniques are the subject of intense theoretic research. In this contribution, the performance of a newly proposed iterative MIMO-OFDM architecture is explored using M W O channel data captured in the SGHz band. Theoretically, this technology has the potential to significantly increase future WLAN data rates. However, little practical evaluation has been reported in the literature. To address this situation, this paper describes the construction of a broadband 5GHz MIMO-OFDM test-bed. This advanced hasebandlRF platform will be used in the future lo evaluate emerging MIMO-OFDM W A N architectures.
INTRODUCTION
This paper aims to enhance the current generation of SGHz WLAN standards [I] by the application of MIMO antenna architectures and SlSO iterative decoding algorithms. To date, the vast majority of studies have been performed theoretically with little regard for practical limitations and realities, e.g. the effects of mutual coupling across antennas, phase noise distortion and imperfect channel estimation. T o overcome this situation, the design and construction of a broadband SGHz flexible MIMO-OFDM test-bed is described. The platform will enable new WLAN architectures to be evaluated using hardware operating in the SGHz band. To complete the paper, a newly proposed MIMO-OFDM architecture incorporating iterative decoding is evaluated using channel data captured from candidate antenna arrays.
HARDWARETESTBED
A universal software-programmable hardware simulator has been constructed. The simulator functions by transmitting modulated data sequences stored on the hard disk drive (HDD) of a PC, and storing the captured received waveforms on the HDD of a second PC. In this way, the need for real-time processing of the raw source data and the received waveforms is avoided [2] (see Fig. I ). The simulator was designed with the latest WLAN standards in mind, and can be used to simulate the physical layer of Hiperlad2 or 802. I la.
The sampled data is transmitted at the system specified rate in real time, by the addition of a buffer between the HDD and the RF section. This simplifies the construction of the simulator enormously, without compromising the validity of the results gained. Whilst the data transmission is real-time, the duty cycle of the simulator is low to allow for HDD access. The simulator also has a novel architecture that facilitates perhaps the most interesting application, that of arbitrary MIMO system simulation. This has been achieved by combining high performance data interfaces into the hardware, allowing any number of boards to be daisy-chained from a central processor (see Fig. 2 ). This is essential in the receiver, where the received waveforms from every antenna are required by the processor executing the MIMO decoding algorithms. At the transmitter, the architecture merely simplifies the signal processing. The test-bed will be used in the first instance in a large modern office in the University of Bristol. The aim is to compare its performance to software simulations that used measured channel responses recorded in the same environment. This will allow a detailed evaluation of algorithm performance in the presence timing offset errors, frequency offsets and imperfect channel state information.
A. Baseband section
This part of the system is the interface between the Pc processor and the RF units. The section consists of a printed circuit board (PCB) per antenna element with an associated DSP (a TI 'C671 IDSK). The PCB carries a FIFO (used to buffer the data transfers into and out of the DSP), a dual interpolating DAC (used in the transmitter), a dual ADC (used in the receiver), both of 10 bit resolution, and the data interface between boards. The data interface is a Low Voltage Differential Signaling (LVDS) serial link with a data rate of 400Mbits/s, and uses Unshielded Twisted Pair (UTP) Etbemet
The simulator hardware consists of several parts: cables to provide a controlled transmission media between boards. Also included are analogue buffers and low pass filters for signal reconstruction and alias rejection. The digital baseband daughter hoard is shown in Fig. 3. A slightly modified version of this circuit board allows a TI 'C6201 EVM DSP to control the whole systenl, and also to provide the data interface from the PC to the simulator. The PCl bus used in the EVM transfers data efficiently from the PC HDD tu the EVM (see Fig. 2) . The data is then sent from this central DSP to each of the others in turn. At each transmitter the DSP will have the data to be transmitted from that antenna only. The receiver is B dual of tne transmitter architecture -data is sampled into each DSP and then sent sequentially back to the PC for storage andlor processing. Critically, all units sample data simultaneously (rather than sequentially), negating the effect of the radio channel changing over time that would otherwise result in less accurate performance estimation.
Fig. 2. Tansmitter System
The whole system is kept synchronized by tbe DSP software which runs on each processor. The software also controls the baseband hardware, and handles all data transfers for all I/O devices in the system. Additionally. the DSP software performs various data processing tasks, although the bulk of this is done in the PC as the software complexity is much lower.
B. RF section
A set of radio transceivers has been constructed. It is necessary to use one transceiver per antenna, as the system uansmits and receives simultaneously across all antennas.
Each transceiver takes in bandlimited I & Q analogue waveforms and up-converts these signals to a 5.2GHz centre frequency via one IF. Each unit similarly down-converts from 5.2GHz to quadrature baseband, with the option of applying a digital AGC to the signal.
The output power of the transmitter is around +7dBm, and the sensitivity of the receiver approximately -85dBm. This gives a theoretical free space operating range of up to 200m, assuming OdBi antennas and the lowest order sub-band modulation. Fig. 4 shows one of the units, assembled as a transmitter (the receive components are not fitted).
C. Antennas
Circular and linear m a y s of 8 elements have been developed based upon printed dipole technology. The dipoles operate at a centre frequency of 5.2 GHz and have a bandwidth of around 10%. They are printed on low cost dielectric with halfwavelength spacing at 5.2 GHz (see Fig. 5 ). In addition, printed antennas based upon stacked patch technology have been deployed (Fig. 6) . These antennas are dual polarized wideband radiating elements devices with bandwidth of up to 20%. 
CHANNEL S T A E INFORMATION ACQUISITION AND

TIMING RECOVERY
The beginning of each frame is preceded by a known preamble that contains data elements from a set of orthogonal matrices (see Fig. 7 ). For the 4 transmit antenna case, these matrices are of size 4 by 4 and are generated for each data bearing subcarrier. Based on these data elements, Channel State Information (CSI) and timing recovery is performed. 
B. Timing Recovery
Time synchronization is performed on each of the Qpreambles for each respective antenna. The algorithm presented here utilizes a "windowing method on the autocorrelation values acquired from the preamble. An 800ns window slides across the autocorrelation period of 3.2.p (the useful symbol period) and the final timing is dependent on the maximum value given byR:,(r'). The correlator output is given as:
Kmr, ,=-IWOns R , ( 7 ) = -
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where y , ( t ) and jf(f -7 ) represent the original and conjugate delayed version of the received Q preamble signal for each antenna. The integrator output is given as:
where Kjn, represents a constant used to normalize the windowed energy to a maximum value of one. The peak of this curve corresponds to the value of T for which the desired signal is greatest.
1V. TURBO-BLAST-OFDM
Since their spectacular debut in Turbo codes [3], iterative decoding techniques have taken a prominent place in the quest for high promised capacities. Iterative (Turbo) detection splits the global estimation process into smaller more tractable sections that supply each other with appropriate a priori probability density functions. Although rigorous convergence analysis is yet to be established, overwhelming empirical evidence justifies huge interest and stimulates further research. (there is no additional prior). For the turbo system to work ( I properly, the prior information that is supplied to the first SISO module has to he removed from the posterior distributions. This is illustrated in Fig. 9 by a branch traversing the turbo loop before the interleavers. The second branch ensures that only the so-called extrinsic part of the posterior distribution is handed over to the fint SISO block for the next iteration. The extrinsic information is the "extra knowledge" about the data distribution gleaned through the decoding process.
The first SISO block calculates the appropriate posterior densities by enumerating amongst all points in the state-space. The whole procedure in accomplished in three steps:
1. Calculate the un-normalized joint posterior symbol density according to:
2. Normalize the joint posterior symbol density and calculate marginal densities for the symbols where s , stands for all s except irh Transform symbol marginal densities to bit marginal densities using:
3.
The last point of the calculation requires the use of a modulation-labeling table. 
random interleavm)
A major advantage of Turbo MIMO-OFDM is its flexibility. Most of the detection chain remains unchanged and retains the same complexity regardless of the number of antennas used, the frame length or indeed the modulation format. The only affected part is the first S E 0 block. The complexity of the SISO front end can he very sensitive to the number of Tx antennas and modulation format. The optimal strategy (from a performance viewpoint) involves enumerating amongst all possibilities (MAP decoding) . This can lead to gigantic complexity e.g. 4,294,967,296 states for 8 Tx antennas and 16-QAM modulation. Currently, there is tremendous interest in the research community in reducing this burden. 
In. random interleaversj
The wideband MIMO measurements utilized here have been taken using a customized Medav RUSK BRI vector channel sounder operating in the 5.2 GHz hand with a bandwidth of 120 MHz. Some of the results are depicted in Fig. 10 , where the performance of the enhanced IEEE802.1 l a standard (4 transmit and 4 received antennas) operating in an indoor environment has been investigated. Fig. 11 depicts the same system operating over simulated channels. The simulated channels are constructed from independent realizations of ETSI Hiperlad2 channel A. In both cases results for the first 5 iterations are plotted and ideal CSI is assumed to he available. As expected, the performance improves with the number of iterations. A difference of approx. I dB can he observed between the simulated and the measured case. Although, in the case of the simulated channels, the improvement after the second iteration is negligible, however in the case of measured channels the second, third and fourth iteration improves performance.
v. FUTUREWORK
The hardware simulator is flexible and will be used to investigate MIMO-OFDM architectures consisting of various numbers of transmit and receive antennas and different antenna types (including dual polarized elements) in a number of different environments. Off-line processing means that the received data sequences can be rigorously processed to evaluate various codingldecoding schemes in addition to extracting information about the effect of multiple parameters on data transmission. Such parameters might include the effect of the multipath radio environment, frequency, phase and timing offsets between the transmitter and receiver, imperfect DACs, ADCs and analogue filters in the hardware.
The test-bed waveforms arr software generated and are not limited to OFDM transmissions. Within the capabilities of the test-bed (e.g. SNR achievable and bandwidth I sample rate) there are no restrictions placed on the parameters of the system under test. Thus, it is possible to simulate single carrier and W-CDMA systems by generating the required waveforms in software. Although currently the system only operates at 5.2GH2, this is not a fundamental restriction hut one made to simplify the construction of the RF units and to investigate WLAN performance in this band. Also within ifs capabilities are simpler transmit andor receive multi-element schemes, such as transmit and receive diversity. The hardware simulator can be expanded to handle an increased number of transmit and receive antennas (A) by addition of identical hardware to that currently described.
An upgraded version of the hardware simulator is envisaged that will he capable of shorter cycle times and thus be able to achieve near real-time operation.
VI. CONCLUSIONS
This paper has described a universal softwareprogranimable hardware simulator. The test-bed has demonstrated the real-time transmission over an indoor radio channel of MIMO-OFDM WLAN data at 5.2GHz. The processing of the received waveforms is performed in non real-time. With further optimization, near real-time processing of results will be possible in the foreseeable future.
